Abstract-A new Cascaded Multilevel inverter (CMLI) concept is presented in this paper, which is applicable to any existing CMLI topologies. The proposed new three phase MLI topology consists of level generator stage (LGS) and phase generator stage (PGS). While the PGS contains a specific structure of 12-semiconductor switches and 12-diodes, the LGS structure depends on the existing CMLI topologies. The main feature of the proposed new CMLI topology is to reduce the device counts of the existing CMLI topologies while they are implemented as dc/ac three phase power converters. The conventional cross-switched CMLI topology is considered as LGS in the experimental prototype. Simulation and experimental results are provided to verify the proposed new three phase CMLI concept.
INTRODUCTION
Cascaded Multilevel inverters (CMLI) are becoming very attractive as three-phase power converters (DC/AC). The easiness to implement, further extension, modular structure, avoidance of capacitor voltage balancing have made the CMLI more preference over diode clamped and flying capacitor MLI topologies. A number of CMLI topologies have already been proposed and based on the operating principle and the structure, CMLI topologies can be classified into three groups: (1) topologies with level generator and polarity generator [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] ; (2) modified CMLI topologies [8, [11] [12] [13] [14] [15] [16] and (3) three phase CMLI topologies [17] [18] [19] [20] [21] . The each CMLI topologies in first category contains a level generator and a polarity generator. While the level generator is a series connection of cascaded cells which is responsible for generating unipolar multilevel voltage, the polarity generator is a full bridge with four semiconductor switches which convert the unipolar multilevel voltage into bipolar AC voltage [5, 8] . The CMLI topologies in the second group contains a number of series connected cascaded cells and able to generate multilevel AC voltage avoiding the polarity generator [12] [13] [14] . On the other hand, the topologies in the third group are proposed only for three phase applications and three phase hybrid topologies, naming hybrid H-bridge, hybrid half-bridge also undergo in this group [19, 20, 22] .
Although several topologies have been proposed in order to reduce the device count and increase the number of output voltage levels of single phase cascaded MLIs, majority of these topologies cannot be extended to three phase applications while the number of components have to be tripled for other single phase topologies when extended to three phase MLI [4, 5, 9, [23] [24] [25] [26] [27] . The main contribution of this paper is the presentation of a new generalized CMLI topology that could be employed by any existing single phase CMLI topology to extend it to three phase structure without tripling the components used within the single phase structure which may significantly reduce the device count, physical structure, complexity and cost of the 3-phase CMLI. The proposed topology can also be employed by existing three phase CMLI to reduce its device count without affecting its performance.
II. PROPOSED GENERALIZED STRUCTURE FOR
THREE PHASE CMLI LGS in the proposed new three-phase CMLI [24, 26] . Fig. 2b presents the new three-phase CMLI while the cross-switched structure is considered as LGS. Each cross-switched cell contains two switches (Gn1, Gn2) and a dc -supply, Vn; where n=1, 2, 3,… All the cross-switched cells are connected in series and the cross-switched series is mounted on two fixed base switches (B1, B2). Each pair of the switches in LGS, (Gn1, Gn2) and (B1, B2) always operates in toggle mode. The magnitudes of the cross-switched cells can be either symmetric or asymmetric. For symmetric mode thy can be written as,
While the asymmetric configuration with binary ratio, the magnitudes of the input dc supplies can be expressed as,
The other asymmetric methods are proposed in [26] , also applicable here. Both symmetric and asymmetric configurations, the magnitude of the VPGS can be expressed by,
While the main responsibility of the PGS is to generating the phase angles, PGS also contributes the output pole voltages (V ag , V bg , V cg ) by producing the maximum and minimum voltage levels, V PGS and 0; respectively. V PGS is appeared in the pole voltage (V xg ) when S x2 is turned on and zero (0) is appeared while S x4 is turned on. S x1 and S x3 always turn on together while both S x2 and S x4 are kept turned off. The voltage levels which are generated by LGS can get access to the pole voltage output while S x1 , S x3 are kept turned on. 
III. SIMULATION AND IMPLEMENTATION
Staircase modulation technique is applied as a switching control strategy for the proposed new CMLI [28] . The proposed inverter structure in Fig. 1b The complete switching states are depicted in Table 1 for achieving output of a complete cycle, where the switching logics of the three PG-cells switches (S x1 , S x2 , S x3 , S x4 ) are alike with 120 0 phase shift among each other and they are responsible to generate phase difference in the output voltages. 12 insulated gate bipolar transistors (IGBTs), IRG4BC40W, 600V/20A along with 12-diodes, RHRP1540, 400V/15A are used to implement the PG-stage while six IGBTs, HGTG20N60B3D, 600V/40A are used to build the LG-stage.
IV. RESULTS AND DISCUSSION
Simulation and experimental results are provided in Fig. 5 and Fig. 6 , respectively. In the results, the junction voltage VJg appears two levels (80 V and 40 V), pole voltages (V ag , V bg , V cg ) show four levels (120 V, 80 V, 40 V, 0) and line voltages (V ab , V bc , V ca ) contain seven levels (±120 V, ±80 V, ±40 V, 0). No filter is utilized while taking the results of the voltages and line currents (I a , I b , I c ).
The total harmonic distortion of unfiltered line voltage and line current is shown in Figs. 7e and 7f . Though the line current THD is less than 5% while the voltage THD is more than IEEE standard [30] .
The voltage THD can be reduced by increasing the number of levels in the line voltage and it can be achieved by adopting asymmetric method or adding more cross-switched cells in the LG-stage. If V1=Vdc, V 2 =2V dc and V PGS = 4V dc , then the same configuration in the Fig. 2b produces 9 -levels in the line voltage and THD is found about 9%.
V. COMPARISON OF PROPOSED NEW CONCEPT WITH THE CURRENT TOPOLOGIES
The proposed new three phase cascaded MLI topology by employing LG-stage and PG-stage is a generalized configuration, which does not confine only to cross-switched topology but also applicable to any existing CMLI topology without tripling the used components as per the current conventional methods. The proposed new concept reduces the size of the existing topologies without degrading the quality of the output voltage in terms of voltage levels. Table 2 shows a brief comparison among the symmetric structure of the proposed concept and some proposed topologies in the literatures to produce 15-levels in the line-line voltage. Considered topologies used in this comparison include single phase topology proposed in [10] , three phase cross-switched inverter proposed in [24, 26] , 3-phase Half-bridge topology proposed in [22, 29] . As can be seen in Table 2 , the proposed MLI concept reduces the size of the all existing 3-phase cascaded MLI in terms of device count. In addition, it can be observed that existing single phase and three phase topologies can be extended to 3-phase structures using the new proposed concept without tripling the hardware components.
VI. CONCLUSION
This paper introduces a new design and implementation of three-phase CMLI. The experimental results validate the simulation results and the comparison among the several existing topologies show the real time feasibility of the proposed new CMLI concept. As the number of power electronic devices is reduced, hence this technique also minimizes the installation cost and area.
